找回密码
 注册
搜索
查看: 3117|回复: 18

[资料] pll经典论文

[复制链接]
发表于 2007-10-16 23:46:38 | 显示全部楼层 |阅读模式
【文件名】:071016@52RD_PhaseLockedLoop_2006--DESIGN.pdf
【格 式】:pdf
【大 小】:1242K
【简 介】:
【目 录】:



Our team chose to do a complete mixed signal IC design process. With this purpose, we   
decided to design a Phase Locked Loop (PLL) because the design process would incorporate   
topics from digital, analog, IC design, and control systems theory. This range of topics is an   
adequate way to incorporate the primary electrical engineering theories into one project.   
A PLL is a closed loop frequency system that locks the phase of an output signal to an   
input reference signal. The term “lock” refers to a constant or zero phase difference between two   
signals. The signal from the feedback path, ffb, is compared to the input reference signal, fref,   
until the two signals are locked. If the phase is unmatched, this is called the unlocked state, and   
the signal is sent to each component in the loop to correct the phase difference. These   
components consist of the Phase Frequency Detector (PFD), the charge pump (CP), the low pass   
filter (LPF), and the voltage controlled oscillator (VCO). The PFD detects any phase differences   
in fref and ffb and then generates an error signal. According to that error signal the CP either   
increases or decreases the amount of charge to the LPF. This amount of charge either speeds up   
or slows down the VCO. The loop continues in this process until the phase difference between   
fref and ffb is zero or constant—this is the locked mode. After the loop has attained a locked   
status, the loop still continues in the process but the output of each component is constant. The   
output signal, fout, has the same phase and/or frequency as fref.   
This design flow process included design and simulation of the components/system and it   
also included the VCO layout. The application we chose in designing the PLL was a clock   
generator and frequency synthesizer. A clock generator generates a digital clock signal and a   
frequency synthesizer generates a frequency that can have a different frequency from the original   
reference signal.

本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
发表于 2007-10-19 20:53:48 | 显示全部楼层
好东西
谢谢
点评回复

使用道具 举报

发表于 2007-11-6 16:31:59 | 显示全部楼层
买了,恨
点评回复

使用道具 举报

发表于 2007-11-22 14:08:37 | 显示全部楼层
zhong wei de  geng hao
xie le
点评回复

使用道具 举报

发表于 2007-12-11 16:40:18 | 显示全部楼层
谢谢啊
点评回复

使用道具 举报

发表于 2008-1-10 16:29:29 | 显示全部楼层
it worth the value[em01]
点评回复

使用道具 举报

发表于 2008-1-18 13:49:06 | 显示全部楼层
谢谢啊
点评回复

使用道具 举报

发表于 2008-3-20 10:31:56 | 显示全部楼层

在这里

【文件名】:08320@52RD_071016@52RD_PhaseLockedLoop_2006--DESIGN.pdf
【格 式】:pdf
【大 小】:1242K
【简 介】:同样的文件
【目 录】:N/A


本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
点评回复

使用道具 举报

发表于 2008-4-27 08:31:32 | 显示全部楼层
Thanks a lot for the sharing!!!
点评回复

使用道具 举报

发表于 2008-4-30 02:10:06 | 显示全部楼层
多谢楼主!!!
点评回复

使用道具 举报

发表于 2008-5-7 21:00:13 | 显示全部楼层
also love your sharing spirite[em08]
点评回复

使用道具 举报

发表于 2008-10-23 19:56:28 | 显示全部楼层
谢分享,谢楼主[em01]
点评回复

使用道具 举报

发表于 2008-10-24 21:55:44 | 显示全部楼层
谢谢分享!!!
[em08][em08][em08]
点评回复

使用道具 举报

发表于 2009-8-24 10:36:46 | 显示全部楼层
感谢下面那位  呵呵
点评回复

使用道具 举报

发表于 2009-8-24 10:37:59 | 显示全部楼层
怎么会这样
点评回复

使用道具 举报

发表于 2012-2-3 16:13:41 | 显示全部楼层
thank you
点评回复

使用道具 举报

发表于 2013-5-18 20:16:25 | 显示全部楼层
Thanks for sharing!
点评回复

使用道具 举报

发表于 2013-8-8 09:57:20 | 显示全部楼层

Thanks for sharing!
点评回复

使用道具 举报

发表于 2013-8-16 09:11:33 | 显示全部楼层
看看……………………
点评回复

使用道具 举报

高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-11-26 13:47 , Processed in 0.070484 second(s), 18 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表