找回密码
 注册
搜索
查看: 1773|回复: 1

[FPGA资料] Xilinx Global Timing Constraints v8.1 iREL 培训资料

[复制链接]
发表于 2007-5-23 12:47:40 | 显示全部楼层 |阅读模式
Xilinx Global Timing Constraints v8.1 iREL 资料
【文件名】:07523@52RD_gtc_8_irel_prnt.pdf
【格 式】:pdf
【大 小】:785K
【简 介】:This Global Timing Constraints module will show you how to apply global timing constraints to a simple synchronous design as well as how to use the Constraints Editor to specify global timing constraints to get the most from your design performance. In this module, you will learn about the Xilinx Constraints Editor, which is built into the Xilinx software
【目 录】:


本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
发表于 2010-9-15 11:42:00 | 显示全部楼层
taiguilea
点评回复

使用道具 举报

高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-10-1 00:26 , Processed in 0.048939 second(s), 18 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表