|
发表于 2007-8-10 14:04:00
|
显示全部楼层
经典的一片LNA噪声分析文章
【文件名】:07810@52RD_CMOS low-noise amplifier design optimization techniques.pdf
【格 式】:pdf
【大 小】:329K
【简 介】:
【目 录】:
This paper reviews and analyzes four reported
low-noise amplifier (LNA) design techniques applied to the
cascode topology based on CMOS technology: classical noise
matching, simultaneous noise and input matching (SNIM),
power-constrained noise optimization, and power-constrained
simultaneous noise and input matching (PCSNIM) techniques.
Very simple and insightful sets of noise parameter expressions
are newly introduced for the SNIM and PCSNIM techniques.
Based on the noise parameter equations, this paper provides clear
understanding of the design principles, fundamental limitations,
and advantages of the four reported LNA design techniques so
that the designers can get the overall LNA design perspective. As
a demonstration for the proposed design principle of the PCSNIM
technique, a very low-power folded-cascode LNA is implemented
based on 0.25- m CMOS technology for 900-MHz Zigbee applications.
Measurement results show the noise figure of 1.35 dB, power
gain of 12 dB, and input third-order intermodulation product of
4 dBm while dissipating 1.6 mA from a 1.25-V supply (0.7 mA
for the input NMOS transistor only). The overall behavior of
the implemented LNA shows good agreement with theoretical
predictions. |
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?注册
×
|