找回密码
 注册
搜索
查看: 768|回复: 0

[IC设计资料] AMS TOP LEVEL FLOW

[复制链接]
发表于 2006-5-17 17:10:00 | 显示全部楼层 |阅读模式
【文件名】:06517@52RD_amstop_wp.rar
【格 式】:rar
【大 小】:52K
【简 介】:This document describes the AMS Top Level Flow to the Cadence Virtuoso Custom Design Platform.The Virtuoso Custom Design Platform targets full custom designs across the diverse design domains of analog, custom digital, RF, and memories/arrays. The platform also deals with integrating IP from these diverse domains, including importing digital standard cell blocks with an integration strategy and methodology.
The platform is based on a overarching methodology with deals with each design domain and subsequent integrations, and is designed to serve as a “blueprint” to which any platform targeting custom design can be measured. The Advanced Custom Design Methodology (ACD) document is available at cadence.com.
The AMS Top Level Flow is based on the ACD Methodology, and is one flow element of the Virtuoso Custom Platform. Its scope is defined as top level simulation in and analysis, and works closely with the AMS Block Creation Flow and Analog Driven Physical Implementation Flow (information available at
cadence.com).
【目 录】:
1. Overview
2. The Advanced Custom Design Methodology
3. The AMS Domain
4. The AMS Top Level Flow
5. Simulation Strategy
6. Summary


本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-11-23 21:50 , Processed in 0.045348 second(s), 17 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表