免费发放synopsys manual

Veronica

【文件名】:0659@52RD_synopsys manual.rar
【格　式】:rar
【大　小】:442K
【简　介】:For quite some time now, design and verification engineers, alike, have felt the need for a single unified platform or environment that allows them to both simulate their HDL designs and verify them with high-level testbench constructs. To this end, Synopsys has integrated a new, efficient, high-performance technology called Native TestBench in its Verilog simulator, VCS. This technology essentially enables engineers to write testbenches in the OpenVera verification language and simulate them in VCS along with their design.
【目　录】:无目录