a good artical about Blocking_and_nonblocking_assignments

shirlerry

【文件名】:06410@52RD_Blocking_and_nonblocking_assignments.rar
【格　式】:rar
【大　小】:96K
【简　介】:Stuart Sutherland has over 8 years of experience using Verilog w Sutherland has over 8 years of experience using Verilog with a variety of software tools. He ith a variety of software tools. He
holds a BS degree in Computer Science, with an emphasis on Elect holds a BS degree in Computer Science, with an emphasis on Electronic Engineering, and has ronic Engineering, and has
worked as a design engineer in the defense industry, and as an A worked as a design engineer in the defense industry, and as an Applications Engineer for Gateway pplications Engineer for Gateway
Design Automation (the originator of Verilog) and Cadence Design Design Automation (the originator of Verilog) and Cadence Design Systems. Mr. Sutherland has Systems. Mr. Sutherland has
been providing Verilog HDL consulting services since 1991. As a been providing Verilog HDL consulting services since 1991. As a consultant, he has been actively consultant, he has been actively
involved in using the Verilog involved in using the Verilog langiage langiage with a many different of software tools for the design of with a many different of software tools for the design of
ASICs ASICs and systems. He is a member of the IEEE 1364 standards committ and systems. He is a member of the IEEE 1364 standards committee and has been involved ee and has been involved
in the specification and testing of Verilog simulation products in the specification and testing of Verilog simulation products from several EDA vendors, including from several EDA vendors, including
the Intergraph the Intergraph-VeriBest VeriBest VeriBest VeriBest simulator, the Mentor simulator, the Mentor QuickHDL QuickHDL simulator, and the Frontline simulator, and the Frontline
CycleDrive CycleDrive cycle based simulator. In addition to Verilog design cycle based simulator. In addition to Verilog design consutlting consutlting, Mr. Sutherland , Mr. Sutherland
provides expert on provides expert on-site Verilog training on the Verilog HDL language and site Verilog training on the Verilog HDL language and Programing Programing Language Language
Interface. Mr. Sutherland is the author and publisher of the po Interface. Mr. Sutherland is the author and publisher of the popular pular “Verilog IEEE 1364 Quick “Verilog IEEE 1364 Quick
Reference Guide” Reference Guide” and the and the “Verilog IEEE 1364 PLI Quick Reference Guide” “Verilog IEEE 1364 PLI Quick Reference Guide”..
【目　录】:无目录