找回密码
 注册
搜索
查看: 806|回复: 2

[FPGA资料] 优秀设计的十条戒律

[复制链接]
发表于 2006-4-7 18:46:00 | 显示全部楼层 |阅读模式
【文件名】:0647@52RD_优秀设计的十条戒律.rar
【格 式】:rar
【大 小】:90K
【简 介】:Synchronous digital systems are pervasive in today’s designs. Engineers create
clocked circuits for every conceivable application, with frequencies from DC to
GHz. Every synchronous system employs certain common characteristics, and
is prone to a group of common faults. These faults can cause instability and
unreliability, and may not be uncovered in the typical design process. The net
result is a poor product that fails to meet the design criteria, and the engineer
has to go through the suffering of design modification and revision. This is timeconsuming
and costly. However, by applying a few simple rules, you can avoid
synchronous design faults in your designs and achieve consistent first-pass
success. In this article you’ll learn the sources of the most common problems
and their solutions, and how to apply these ideas to your designs.
【目 录】:无目录


本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
发表于 2008-8-21 11:17:00 | 显示全部楼层
[em08]
点评回复

使用道具 举报

发表于 2008-8-29 08:36:00 | 显示全部楼层
[em03]
点评回复

使用道具 举报

高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-11-24 03:30 , Processed in 0.045421 second(s), 17 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表