|
Flicker Noise in Observer-Controller Digital PLL
A 0.93-mA Spur-Enhanced Frequency Synthesizer for L1 L5 Dual-Band GPS Galileo RF Receiver.pdf
A 15 MHz to 600 MHz, 20 mW, 0.38 mm Split-Control, Fast Coarse Locking Digital DLL in 0.13 m CMOS.pdf
A 110 MHz to 1.4 GHz Locking 40-Phase All-Digital DLL.pdf
A comparative study between Fractional-N PLL and Flying-Adder PLL.pdf
A Ku-band down-converter with perfect differential PLL in 0.18um CMOS.pdf
A Rigorous Analysis of a Phase-Locked Oscillator Under Injection.pdf
An all-digital PLL with a first order noise shaping Time-to-Digital Converter.pdf
Application of Enhanced Phase-Locked Loop System to the Computation of Synchrophasors.pdf
Bit-stream implementation of a phase-locked loop.pdf
Multiresonant Frequency-Locked Loop for Grid Synchronization of Power Converters Under Distorted Grid Conditions.pdf
Real-Time Brain Oscillation Detection and Phase-Locked Stimulation Using Autoregressive Spectral Estimation and Time-Series Forward Prediction.pdf
Robust and Fast Three-Phase PLL Tracking System.pdf
Running DFT-Based PLL Algorithm for Frequency, Phase, and Amplitude Tracking in Aircraft Electrical Systems.pdf
Supply-Noise-Insensitive PLL in Monolithic Active Pixel Sensors.pdf
Synchronized state in networks of digital phase-locked loops.pdf
The Design of A Low-Power Low-Noise Phase Lock Loop.pdf
Three-Phase PLLs With Fast Postfault Retracking and Steady-State Rejection of Voltage Unbalance and Harmonics by Means of Lead Compensation.pdf
【文件名】:11214@52RD_PLL_2010_2011.part1.rar
【格 式】:rar
【大 小】:3000K
【简 介】:
【目 录】:
[UseMoney=1]
|
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?注册
×
|