|
【文件名】:0987@52RD_S3C2450X_Users_Manual.part1.rar
【格 式】:rar
【大 小】:3000K
【简 介】:三星 S3C2450X 最完整的规格书
【目 录】:
This user’s manual describes SAMSUNG's S3C2450X 16/32-bit RISC microprocessor. SAMSUNG’s S3C2450X
is designed to provide hand-held devices and general applications with low-power, and high-performance microcontroller
solution in small die size. To reduce total system cost, the S3C2450X includes the following
components.
The S3C2450X is developed with ARM926EJ core, 65nm CMOS standard cells and a memory complier. Its lowpower,
simple, elegant and fully static design is particularly suitable for cost- and power-sensitive applications. It
adopts a new bus architecture known as Advanced Micro controller Bus Architecture (AMBA).
The S3C2450X offers outstanding features with its CPU core, a 16/32-bit ARM926EJ RISC processor designed
by Advanced RISC Machines, Ltd. The ARM926EJ implements MMU, AMBA BUS, and Harvard cache
architecture with separate 16KB instruction and 16KB data caches, each with an 8-word line length.
[UseMoney=2]
[/UseMoney] |
|