|
发表于 2010-4-4 17:53:58
|
显示全部楼层
Hewlett Packard Company(HP) Mobile Platform Engineering System Validation Requirement Document_Rev4.01
惠普研发内部绝密资料(54MB Word文档),有需要请下载,谢谢!!!
Hewlett Packard Company
Mobile Platform Engineering SYSTEM(SVTP) Validation Requirement Document
REV: 4.01
Hewlett-Packard Confidential—Need to know required.
Copyright Hewlett-Packard Company, 2002, 2003, 2004, 2005, 2006, 2007, 2008 all rights reserved.
This document contains information proprietary to Hewlett-Packard Company (Hewlett-Packard). Use or disclosure without written permission of an officer of Hewlett-Packard is expressly forbidden.
MOBILE PLATFORM ENGINEERING 2
SYSTEM 2
(SVTP) 2
VALIDATION REQUIREMENT DOCUMENT 2
1. INTRODUCTION 7
1.1 SCOPE 7
1.2 PURPOSE 8
1.3 STATEMENT OF RESPONSIBILITY 8
1.4 REFERENCE INFORMATION 8
1.5 SVTP DOCUMENT OVERVIEW 11
1.6 SVTP TEST WAIVERS 12
1.7 SVTP TEST MATRIX VER. 4.01 13
1.8 QUALIFICATION MATRICES 17
2. ELECTRICAL EVALUATIONS 17
2.1 BASIC FUNCTIONAL/SYSTEM 18
2.2 RESIDUAL VOLTAGE 19
2.3 PARALLEL PORT DRIVE 20
2.4 LAYOUT REVIEW 20
2.5 ETHERNET LAYOUT 21
2.6 ETHERNET ELECTRICAL TEST 22
2.7 SIGNAL INTEGRITY 23
2.8 VGA OUTPUT 24
2.9 SVIDEO/COMPOSITE VIDEO OUTPUT 25
2.10 POWER RAIL LEAKAGE 26
2.11 DVI PORT 27
2.12 PORT LOAD TEST 27
2.13 VIDEO MEMORY INTERFACE 28
2.14 RTC ACCURACY 30
2.15 RTC POWER CONSUMPTION/BATTERY LONGEVITY 31
2.16 POWER MANAGEMENT VERIFICATION 31
2.17 STANDBY (S3) BATTERY LIFE 32
2.18 OFF/HIBERNATION (S5) BATTERY LIFE 33
2.19 SYSTEM STANDBY CYCLING 34
2.20 SYSTEM HIBERNATE CYCLING 35
2.21 BOOT INTEGRITY 35
2.22 POWER CYCLING 36
2.23 LOADED POWER SUPPLY TEST 36
2.24 MEMORY MODULE STRESS TEST 37
2.25 SYSTEM POWER TIMING 38
2.26 VREF VOLTAGE MARGINING 39
2.27 PROCESSOR SIDE BUS (PSB) VREF VOLTAGE MARGINING 43
2.28 DC VOLTAGE MARGIN TEST 47
2.29 DC VOLTAGE MARGIN TEST TO FAILURE 48
2.30 AIRLINE/COMBO ADAPTER TEST 49
2.31 CURRENT DRAW FROM LEGACY AC ADAPTER 50
2.32 CURRENT DRAW FROM BATTERY 51
2.33 PROCESSOR THROTTLING TO PREVENT CURRENT OVERLOAD 52
2.34 VOLTAGE MEASUREMENTS DURING DOCK EVENT 54
2.35 CPU TRANSIENT VOLTAGE TESTING AT MARGIN 54
2.36 THERMAL SOLUTION FUNCTIONAL VERIFICATION 55
2.37 MICROPROCESSOR QUALIFICATION 56
2.38 PROCESSOR P-STATE QUALIFICATION 57
2.39 CPU/MEMORY STRESS TEST 57
2.40 PORT REPLICATOR/DOCK TESTING 58
2.41 ELECTRICAL PRINTED CIRCUIT ASSEMBLY ACOUSTIC NOISE 59
2.42 AUDIO FUNCTIONAL VERIFICATION TEST 61
2.43 SPDIF AUDIO QUALITY TEST 62
2.44 SYSTEM RF INTERFERENCE IN WIRELESS WAN RADIO MODULE RECEIVE BANDS 62
2.45 WIRELESS LAN RADIO INTERFERENCE 64
2.46 EMBEDDED BLUETOOTH MODULE TEST 65
2.47 WLAN FUNCTIONAL TEST 65
2.48 USB 1.1/2.X FUNCTIONALITY TEST 66
2.49 DISPLAY PERFORMANCE VERIFICATION 67
2.50 MODEM ELECTRICAL TEST 69
2.51 EXTENDED RUN-IN TEST 69
2.52 HD CODEC AC TIMING AND SIGNAL INTEGRITY 70
2.53 DIGITIZER TEST 71
2.54 RESISTOR TERMINATION VERIFICATION 71
2.55 SYSTEM BATTERY CHARGER TEST 72
2.56 EXTERNAL WIRELESS RADIO INTERFERENCE TEST 73
2.57 MODEM ON MOTHERBOARD LAYOUT 74
2.58 AMBIENT LIGHT SENSOR TEST 74
2.59 HP SMART ADAPTER FUNCTIONAL TEST 76
2.60 BATTERY FAST CHARGE VERIFICATION 78
2.61 CURRENT DRAW FROM HP SMART AC ADAPTER 78
2.62 DISPLAY INVERTER VALIDATION TEST 80
2.63 ALL-IN-ONE FLASH INTERFACE TEST 83
2.64 POWER CONSUMPTION ON EXTERNAL POWER ADAPTER 84
2.65 WWAN FUNCTIONAL TEST 86
2.66 PANEL BRIGHTNESS TABLE TEST 87
2.67 SIM SIGNAL INTEGRITY 88
2.68 CAMERA TEST 89
2.69 HDMI PORT 90
2.70 POWER RAILS IN TRANSIENT STATES 91
2.71 POWER RAILS IN STEADY STATE 93
2.72 HEADPHONE OUTPUT VOLTAGE LIMITS 94
2.73 BATTERY THERMAL ENVIRONMENT TEST 95
2.74 SATA SIGNAL INTEGRITY 96
2.75 CAPACITIVE BUTTON BOARD TEST 97
2.76 VGA OUTPUT VISUAL QUALITY 99
2.77 BATTERY CAPACITY FOR CRITICAL HIBERNATION 101
3. PERFORMANCE EVALUATIONS 102
3.1 SYSTEM PERFORMANCE BENCHMARKS 102
3.2 BATTERY LIFE TESTS 103
3.3 INTEGRATED MODEM 104
3.4 INTEGRATED NETWORK INTERFACE CARD 104
3.5 RESERVED 105
3.6 RESERVED 105
3.7 EMBEDDED DRAFT 802.11N TEST 105
3.8 WIRELESS LAN PERFORMANCE 107 |
|