找回密码
 注册
搜索
查看: 444|回复: 0

[招聘信息] 【上海】Cisco招聘硬件工程师(asic & board design)

[复制链接]
发表于 2008-4-29 09:52:41 | 显示全部楼层 |阅读模式
入有兴趣请发送英文简历至shuowan@cisco.com
JOB TITLE: Senior Hardware Engineer (Asic Design)
ISBU is the BU in Cisco who is responsible for the Enterprise Ethernet Core Switches. This BU is currently doing hardware development in CRDC, Shanghai. This role will participate in the design and verification of complex, and leading edge ASICs used in high performance networking equipments. In particular, you will be involved in developing hardware for Cisco award-winning switching platforms.
RESPONSIBILITIES
Implementation of complex ASICs and/or FPGAs.
Take part in the architecture definition, implementation and verification phases.
Detailed design specification and test plan development.
Develop and implement block level RTL, perform synthesis and achieve timing closure.
Standalone module, full chip and system level verification, formal verification and equivalence checking.
Work with cross-functional teams (hardware, software, diagnostics, signal integrity group).
Assist in complex subsystem level bring-up, integration, and unit test verification.


SKILLS AND EXPERIENCE
Experience in high performance ASIC/FPGA design from start to finish.
Good understanding of ASIC/FPGA methodologies and tool flows.
Working knowledge using HDL languages and tools, scripting and programming languages (Perl, TCL, C and C++).
Experience with directed-random verification using VCS, Vera, Specman, System Verilog, or other code coverage tools.
Excellent English written and verbal communications, team and people skills.
Self motivated. Ability to work independently with minimal supervision and provide a leadership role.
Knowledge of Data Networking fundamentals, switches and routers desirable Mentors junior team members.
Typically requires MSEE/CS combined with 1-7+ years of related experience, or BSEE/CS combined with 2-10+ yrs related experience.

JOB TITLE: Senior Hardware Engineer (Board Design)
ISBU is the BU in Cisco who is responsible for the Enterprise Ethernet Core Switches. This BU is currently doing hardware development in CRDC, Shanghai. We are looking to build a system board team who will be capable of building a complete system board in China, from functional specification to successful system bring up.

RESPONSIBILITIES
Participates on a project team of engineers involved in the specification, design, development and test of hardware for leading core routing products.
Design hardware solutions and work in the team to develop boards.
Participate in definition, design, and debug of next-generation SP products.
Works under department strategy and direction.
Translates department goals into own work assignments.
Independently determines and develops approach to solutions.
Work is reviewed upon completion for adequacy in meeting objectives.
Interfaces cross-functionally at the working team level.
Work under direction of the project leader with ASIC and Mechanical Engineering, Diagnostic and Software teams to define features and participate in problem resolution.
Work closely with diagnostics and software developers throughout the development process.
Job involves set up and monitoring EDVT units.


SKILLS AND EXPERIENCE
Experience in high speed circuit design is critical.
Experience with DVT process is critical.
Experience with, FPGA simulation or design verification techniques are all a plus.
Requires excellent communication skills.
Mentors junior team members.
Tackles complex issues in creative ways.
Problem solving requires originality and ingenuity using knowledge gained while specializing in field.
Self motivation, teamwork and strong communication skills are essential
Additional skills would be having the capability of proficiency with spice (or equivalent) circuit simulation, field-solver and time/frequency domain analysis, familiarity with high speed serdes design, PLL design and LVDS, LVPECL, CML and other high-performance I/O technologies.
Experience correlating simulation results with lab measurements using oscilloscopes, TDRs and spectrum analyzers is a plus.
MSEE with 5+ yrs or BSEE/CS with 7+ yrs relevant experience
高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2025-1-31 10:43 , Processed in 0.069105 second(s), 16 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表