|
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
ENTITY seg7 IS
PORT
( data:IN STD_LOGIC_VECTOR(3 DOWNTO 0);
disp:OUT STD_LOGIC_VECTOR(0 TO 6)
);
END seg7;
ARCHITECTURE one OF seg7 IS
TYPE disTable IS ARRAY(NATURAL RANGE<>)OF STD_LOGIC_VECTOR(0 TO 6);
CONSTANT display_table: disTable :=
( "1111110","0110000","1101101","1111001","0110011","1011011",
"1011111","1110000","1111111","1111011","1110111","0011111",
"1001110","0111101","1001111","1000111");
BEGIN
disp<=display_table(conv_integer(data));
END ;
报错:aggregates are supported only for types that map to an array of bit . ??只支持BIT型数组??
我是在MAX+PLUS 2 下编译的,是书上的例子.各位大虾来帮帮我这个初学者吧!!! |
|