momowuge 发表于 2017-10-11 09:23 是RAW输出。平台是FPGA, 后端没有AWB。 mclk6MHz,pclk0.75MHz. pclk的规定范围是多少呢? 我看datashe ...
Undo
Redo
Table
Removeformat
Autotypeset Left Center Right
FloatLeft FloatRight Orderedlist Unorderedlist
点击图片添加到帖子内容中
Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )
GMT+8, 2024-4-25 20:05 , Processed in 0.041394 second(s), 17 queries , Gzip On.
Powered by Discuz! X3.5
© 2001-2023 Discuz! Team.