bigtobaby 发表于 2006-4-6 16:06 我想担任FPGA/CPLD的斑竹,熟悉verilog,在高校读研,可以及时代朋友们向我的老师和同学问问题 OK,通过申请 [ ...
Undo
Redo
Table
Removeformat
Autotypeset Left Center Right
FloatLeft FloatRight Orderedlist Unorderedlist
点击图片添加到帖子内容中
Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )
GMT+8, 2024-4-27 13:19 , Processed in 0.039436 second(s), 14 queries , Gzip On.
Powered by Discuz! X3.5
© 2001-2023 Discuz! Team.
