touchhr 发表于 2011-3-16 16:32 IC设计工程师(工作地点:珠海) 职位要求: 1、熟悉VERILOG HDL设计语言。 熟悉SYNPLIFY,ISE等FPGA设计 ...
Undo
Redo
Table
Removeformat
Autotypeset Left Center Right
FloatLeft FloatRight Orderedlist Unorderedlist
点击图片添加到帖子内容中
Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )
GMT+8, 2024-3-29 07:45 , Processed in 0.037989 second(s), 14 queries , Gzip On.
Powered by Discuz! X3.5
© 2001-2023 Discuz! Team.