SystemVerilog is the first industrystandard
language to combine highlevel
verification constructs with design
and modeling constructs in the same
language. Much of the verification and
testbench technology in SystemVerilog
was based on Synopsys’ donation of
the OpenVera® language to Accellera,
providing a solid implementation to
prove the utility and effectiveness of
these enhancements.