找回密码
 注册
搜索
查看: 903|回复: 0

[IC设计资料] Verification Avenue.pdf 教材

[复制链接]
发表于 2007-8-13 15:24:19 | 显示全部楼层 |阅读模式
Verification Avenue.pdf 教材
希望对需要的人能有帮助

【文件名】:07813@52RD_Verification Avenue.pdf
【格 式】:pdf
【大 小】:1330K
【简 介】:
【目 录】:



SystemVerilog is the first industrystandard
language to combine highlevel
verification constructs with design
and modeling constructs in the same
language. Much of the verification and
testbench technology in SystemVerilog
was based on Synopsys’ donation of
the OpenVera® language to Accellera,
providing a solid implementation to
prove the utility and effectiveness of
these enhancements.

本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-9-30 00:18 , Processed in 0.049267 second(s), 19 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表