Stratix III 可编程功耗技术详解

Melissa

【文件名】:07322@52RD_wp-01006.rar
【格　式】:rar
【大　小】:569K
【简　介】:Traditionally, digital logic has not consumed significant static power, but this has changed with very small process nodes. Leakage current in digital logic is now the primary challenge for FPGAs as process geometries decrease. While the move to the 65-nm process delivers the expected Moore's law benefits of increased density and performance, the performance increases can result in significant increases in power consumption, introducing the risk of consuming unacceptable amounts of power.
【目　录】:
1.Introduction
2.Stratix III Architecture
3.Software Programming Model
[UseMoney=２]

[/UseMoney]