找回密码
 注册
搜索
查看: 807|回复: 0

[资料] pll thesis

[复制链接]
发表于 2006-12-26 16:32:48 | 显示全部楼层 |阅读模式
1.UNIVERSITY OF CALIFORNIA
Santa Barbara
1.0 - 2.0 GHz Wideband PLL CMOS Frequency Synthesizer
2.HIGH PERFORMANCE INTER-CHIP
SIGNALLING
Stefanos Sidiropoulos
Technical Report No. CSL-TR-98-760
3.DESIGN AND ANALYSIS OF A WIDE LOOP-BANDWIDTH RF SYNTHESIZER USING RING OSCILLATOR FOR DECT RECEIVER
4. top down design of a phase locked loop for a video driver system

【文件名】:061226@52RD_pll1.zip
【格 式】:zip
【大 小】:4063K
【简 介】:
【目 录】:


本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-11-23 14:52 , Processed in 0.044715 second(s), 18 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表