|
【文件名】:abbr_ Speed, and Power Trade-Offs in Pipelined Analog to Digital Converters[1].part1.rar
【格 式】:rar
【大 小】:1200K
【简 介】:Power dissipation is becoming an increasingly important issue in the design of analog to digital converters as signal processing systems move into applications requiring either portability, or as in the case of some telecommunications applications, a high degree of parallelism. This research
focuses on minimizing power dissipation in high resolution pipelined analog to digital converters,which are needed in applications requiring both high data rates and high resolution, such as medical imaging, high data rate digital radio receivers, and in some telecommunications systems.Power dissipation was minimized in this research through the appropriate choice of the per stage resolution, optimizing the distribution of the thermal noise budget among the various stages of the pipeline, the appropriate choice of opamp architecture, and through optimal sizing of opamps.
【目 录】:
CHAPTER 1 INTRODUCTION
CHAPTER 2 REVIEW OF ANALOG TO DIGITAL CONVERTER ARCHITECTURES
CHAPTER 3 DESIGN TECHNIQUES FOR PIPELINED ANALOG TO DIGITAL CONVERTERS
CHAPTER 4 SAMPLE AND HOLD AMPLIFIER ARCHITECTURES AND OPTIMIZATION
CHAPTER 5 OPTIMIZATION TECHNIQUES FOR PIPELINED ANALOG TO DIGITAL CONVERTERS
CHAPTER 6 PROTOTYPE DESIGN AND DESCRIPTION
CHAPTER 7 EXPERIMENTAL RESULTS
CHAPTER 8 CONCLUSIONS AND FUTURE WORK
|
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?注册
×
|