找回密码
 注册
搜索
查看: 676|回复: 0

[IC设计资料] A Hierarchical Rail Analysis Flow for Multimillion Gate SoCs

[复制链接]
发表于 2006-5-16 10:46:00 | 显示全部楼层 |阅读模式
【文件名】:06516@52RD_Power Optimization.rar
【格 式】:rar
【大 小】:833K
【简 介】:Design teams have developed manual approaches to estimating power and designing power networks for their SoCs. Typically, the team combines library vendor and fab vendor design guidelines with engineering estimation and floorplanning to produce robust strap-based and mesh-based power networks.
As design libraries move to smaller geometries, the effects of supply variation on gate delay and SoC performance become more pronounced and can no longer be margined from estimations. A more automated and repeatable signal integrity analysis approach for Rail Analysis and EM analysis sign-off is required.
【目 录】:
1.0 Objective
2.0 Rail Analysis Flow Overview
3.0 IR Drop and EM Analysis Flow Example and Metrics
4.0 Lessons Learned
5.0 Problems Encountered and Their Solutions
6.0 Summary and Recommendations
7.0 Future Work
8.0 Acknowledgements
9.0 References
10.0 Appendix


本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-11-23 22:42 , Processed in 0.056774 second(s), 18 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表