|
【文件名】:06430@52RD_Synthesizing an ASIC for various.rar
【格 式】:rar
【大 小】:255K
【简 介】:This tutorial gives an introduction to the methodology of optimizing an ASIC for parameters like Area,Power and Delay. Various optimizing schemes like derving constraints on area and power,setting limits on timing requirement,Flattening logic,boolean optimization etc have been introduced here. The process mentioned below covers validation,optimization using synopsys tool at gate level.
【目 录】:无目录
|
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?注册
×
|