找回密码
 注册
搜索
查看: 786|回复: 1

[IC设计资料] Synthesizing an ASIC for various

[复制链接]
发表于 2006-4-30 14:31:00 | 显示全部楼层 |阅读模式
【文件名】:06430@52RD_Synthesizing an ASIC for various.rar
【格 式】:rar
【大 小】:255K
【简 介】:This tutorial gives an introduction to the methodology of optimizing an ASIC for parameters like Area,Power and Delay. Various optimizing schemes like derving constraints on area and power,setting limits on timing requirement,Flattening logic,boolean optimization etc have been introduced here. The process mentioned below covers validation,optimization using synopsys tool at gate level.
【目 录】:无目录


本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
发表于 2006-8-18 20:26:00 | 显示全部楼层
看简介,这是一个教程,而且比较初级
点评回复

使用道具 举报

高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-9-29 14:27 , Processed in 0.049016 second(s), 18 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表