找回密码
 注册
搜索
查看: 2614|回复: 7

[资料] USB DP、DM之间预留调试电容的作用

[复制链接]
发表于 2012-2-29 23:16:11 | 显示全部楼层 |阅读模式
如题,USB DP、DM之间预留调试电容,作用是滤除信号干扰?差模信号干扰?求解答。


图片见附件
【文件名】:12229@52RD_schmatic.rar
【格 式】:rar
【大 小】:5K
【简 介】:
【目 录】:


图片

本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
发表于 2012-3-2 13:08:10 | 显示全部楼层
明白明白,谢谢!!
点评回复

使用道具 举报

 楼主| 发表于 2012-3-1 18:50:12 | 显示全部楼层
谢谢高人指点,明白了。
点评回复

使用道具 举报

发表于 2012-3-1 13:42:42 | 显示全部楼层
Place a  3 pF capacitor placeholder between the USB DP and DM lines. This capacitor should be placed near to the USB connector and should be installed initially; it can be removed on later revisions if there is no issue with the USB eye diagram. The integrated PHY has been designed to have rise times that are less than is allowed by the USB specification. The specification allows a minimum rise time of 500 ps, whereas the PHY rise times are generally less than this. The reason for this is that with a faster rise time, the PHY can tolerate more capacitance on the D+/- lines. For applications that do not have additional connections on D+/-, the rise time of the D+/- lines needs to be slowed down. QCT recommends placing a  2 pF capacitor between the D+/- lines to do this.
点评回复

使用道具 举报

发表于 2012-3-1 13:01:17 | 显示全部楼层
也想了解!!
点评回复

使用道具 举报

发表于 2012-3-1 09:25:39 | 显示全部楼层
求高人解答
点评回复

使用道具 举报

发表于 2014-4-23 17:33:07 | 显示全部楼层
答案在哪里,怎么看不到呢?
点评回复

使用道具 举报

发表于 2014-7-31 14:05:37 | 显示全部楼层
也想知道.....
点评回复

使用道具 举报

高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-11-24 01:51 , Processed in 0.047443 second(s), 18 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表