找回密码
 注册
搜索
查看: 803|回复: 0

[FPGA资料] Art of Writing TestBenches.pdf

[复制链接]
发表于 2006-4-19 14:51:00 | 显示全部楼层 |阅读模式
【文件名】:06419@52RD_Art of Writing TestBenches.rar
【格 式】:rar
【大 小】:97K
【简 介】:Writing testbench is as complex as writing the RTL code itself. This days ASIC's are getting more and more complex and thus the challenge to verify this complex ASIC.
Typically 60-70% of time in any ASIC is spent on verification/validation/testing. Even though above facts are well know to most of the ASIC engineers, but still engineers think that there is no glory in verification.
I have picked up few examples from the VLSI classes that I used to teach during 1999-2001, when I was in Chennai. Please feel free to give your feedback on how to improve below tutorial.

【目 录】:无目录
[UseMoney=1]

[/UseMoney]

本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-9-27 21:19 , Processed in 0.052728 second(s), 18 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表