|
【文件名】:06417@52RD_7_4594_1.rar
【格 式】:rar
【大 小】:30K
【简 介】:The Universal Asynchronous Receiver Transmitter (UART) is the most widely used serial data communication circuit ever. UARTs allow full duplex communication over serial communication links as RS232. The reference VHDL and Verilog code implements a UART in Xilinx CPLDs.
UARTs are available as inexpensive standard products from many semiconductor suppliers,
making it unlikely that this specific design is useful by itself.
The basic functions of a UART are a microprocessor interface, double buffering of tranmitter
data, frame generation, parity generation, parallel to serial conversion, double buffering of
receiver data, parity checking, serial to parallel conversion. The frame format of used by
UARTs is a low start bit, 5-8 data bits, optional parity bit, and 1 or 2 stop bits. Some UARTs
include modem interface signals. These are pass-through signals which are not done in this
design.
The organization of this application note is to provide a section on the receiver and then the transmitter.
The frame format for data transmitted/received by a UART is given in Figure 1. It consists of a high idle state of the line. A character is from 5-8 data bits. The start bit isLow and the single stop bit is High.
【目 录】:无目录
|
本帖子中包含更多资源
您需要 登录 才可以下载或查看,没有账号?注册
×
|