cpri第4版

zyhljh

cpri第4版

【文件名】:0942@52RD_CPRI_v_4_0_2008-06-30.rar
【格　式】:rar
【大　小】:1130K
【简　介】:
【目　录】:



Table of Contents
1. Introduction ................................................................................................................ 4
2. System Description.................................................................................................... 6
2.1. Definitions/Nomenclature............................................................................. 6
2.2. System Architecture ..................................................................................... 9
2.3. Reference Configurations .......................................................................... 10
2.4. Functional Description ............................................................................... 13
2.4.1. Radio Functionality.......................................................................... 13
2.4.2. CPRI Control Functionality .............................................................. 14
3. Interface Baseline..................................................................................................... 15
3.1. Supported Radio Standards....................................................................... 15
3.2. Operating Range......................................................................................... 15
3.3. Topology/Switching/Multiplexing .............................................................. 15
3.4. Bandwidth/Capacity/Scalability ................................................................. 17
3.4.1. Capacity in terms of Antenna-Carriers............................................. 17
3.4.2. Required U-plane IQ Sample Widths............................................... 18
3.4.3. Required C&M-plane Bit Rate ......................................................... 18
3.5. Synchronization/Timing ............................................................................. 19
3.5.1. Frequency Synchronization............................................................. 19
3.5.2. Frame Timing Information ............................................................... 20
3.5.3. Link Timing Accuracy ...................................................................... 20
3.5.4. Round Trip Delay Accuracy............................................................. 21
3.5.5. Accuracy of TDD Tx-Rx switching point........................................... 21
3.6. Delay Calibration......................................................................................... 22
3.6.1. Round Trip Cable Delay per Link..................................................... 22
3.6.2. Round Trip Delay of a Multi-hop Connection ................................... 22
3.7. Link Maintenance........................................................................................ 23
3.8. Quality of Service........................................................................................ 23
3.8.1. Maximum Delay .............................................................................. 23
3.8.2. Bit Error Ratio U-plane .................................................................... 24
3.8.3. Bit Error Ratio C&M-plane............................................................... 24
3.9. Start-up Requirement ................................................................................. 24
3.9.1. Clock Start-up Time Requirement ................................................... 24
3.9.2. Plug and Play Requirement............................................................. 24
4. Interface Specification ............................................................................................. 26
4.1. Protocol Overview ...................................................................................... 26
4.2. Physical Layer (Layer 1) Specification ...................................................... 27
4.2.1. Line Bit Rate ................................................................................... 27
4.2.2. Physical Layer Modes ..................................................................... 27
4.2.3. Electrical Interface........................................................................... 28
4.2.4. Optical Interface.............................................................................. 29
4.2.5. Line Coding..................................................................................... 29
4.2.6. Bit Error Correction/Detection.......................................................... 29
4.2.7. Frame Structure .............................................................................. 29
4.2.8. Synchronisation and Timing ............................................................ 50
4.2.9. Link Delay Accuracy and Cable Delay Calibration........................... 51
4.2.10. Link Maintenance of Physical Layer ................................................ 54
4.3. Data Link Layer (Layer 2) Specification for Slow C&M Channel.............. 58
4.3.1. Layer 2 Framing .............................................................................. 58
4.3.2. Media Access Control/Data Mapping .............................................. 58
4.3.3. Flow Control.................................................................................... 58
4.3.4. Control Data Protection/ Retransmission Mechanism...................... 59
4.4. Data Link Layer (Layer 2) Specification for Fast C&M Channel............... 59
4.4.1. Layer 2 Framing .............................................................................. 59
4.4.2. Media Access Control/Data Mapping .............................................. 59
4.4.3. Flow Control.................................................................................... 62
4.4.4. Control Data Protection/ Retransmission Mechanism...................... 62
4.5. Start-up Sequence ...................................................................................... 62
4.5.1. General ........................................................................................... 62
4.5.2. Layer 1 Start-up Timer .................................................................... 63
4.5.3. State Description............................................................................. 64
4.5.4. Transition Description...................................................................... 68
5. Interoperability.......................................................................................................... 71
5.1. Forward and Backward Compatibility ....................................................... 71
5.1.1. Fixing Minimum Control Information Position in CPRI Frame
Structure ......................................................................................... 71
5.1.2. Reserved Bandwidth within CPRI.................................................... 71
5.1.3. Version Number .............................................................................. 71
5.1.4. Specification Release Version mapping into CPRI Frame ............... 71
5.2. Compliance ................................................................................................. 72
6. Annex ........................................................................................................................ 73
6.1. Delay Calibration Example (Informative)................................................... 73
6.2. Electrical Physical Layer Specification (Informative)............................... 76
6.2.1. Overlapping Rate and Technologies ............................................... 76
6.2.2. Signal Definition .............................................................................. 77
6.2.3. Eye Diagram and Jitter.................................................................... 77
6.2.4. Reference Test Points..................................................................... 78
6.2.5. Cable and Connector ...................................................................... 78
6.2.6. Impedance ...................................................................................... 78
6.2.7. AC Coupling .................................................................................... 78
6.2.8. TX Performances ............................................................................ 79
6.2.9. Receiver Performances................................................................... 81
6.2.10. Measurement Procedure................................................................. 83
6.3. Networking (Informative)............................................................................ 83
6.3.1. Concepts......................................................................................... 83
6.3.2. Reception and Transmission of SAPCM by the RE........................... 84
6.3.3. Reception and Transmission of SAPIQ by the RE ............................ 84
6.3.4. Reception and Distribution of SAPS by the RE ................................ 84
6.3.5. Reception and Transmission of CPRI Layer 1 Signalling by the
RE................................................................................................... 84
6.3.6. Bit Rate Conversion ........................................................................ 85
6.3.7. More than one REC in a radio base station ..................................... 85
6.3.8. The REC as a Networking Element ................................................. 85
6.4. E-UTRA sampling rates (Informative)........................................................ 85
7. List of Abbreviations................................................................................................ 87
8. References................................................................................................................ 90
9. History....................................................................................................................... 91

la_sky

Investigator CPRI (Common Public Radio Interface ) Solutions
协议分析仪 Protocol Analyzer
数据包发生器 Traffic Generator
故障注入 Error Injector
误码率测试 B.E.R.T
Performance Testing ( Latency, Failover or Switch Time 倒换时间)

Investigator CPRI协议分析仪
支持1.288Gbps, 2.457Gbps, 3.072Gbps, 6.144Gbps CPRI
Decode Fast and Slow C&M data
Decode IQ Data
多层次的高级触发和过滤
100%线速的数据发生和数据捕获
最多支持32个通道同时分析或测试
支持多协议同时分析或测试( ETH,FC,OBSAI)
支持外部触发 Trigger In and Trigger Out

http://www.flashtech.com.cn/CPRI_Analyzer.asp