找回密码
 注册
搜索
查看: 925|回复: 1

[讨论] Advanced FPGA Design

[复制链接]
发表于 2008-9-29 21:13:04 | 显示全部楼层 |阅读模式
书名: Advanced FPGA Design
格式:PDF
页码:355p
目录:
Preface xiii
Acknowledgments xv
1. Architecting Speed 1
1.1 High Throughput 2
1.2 Low Latency 4
1.3 Timing 6
1.3.1 Add Register Layers 6
1.3.2 Parallel Structures 8
1.3.3 Flatten Logic Structures 10
1.3.4 Register Balancing 12
1.3.5 Reorder Paths 14
1.4 Summary of Key Points 16
2. Architecting Area 17
2.1 Rolling Up the Pipeline 18
2.2 Control-Based Logic Reuse 20
2.3 Resource Sharing 23
2.4 Impact of Reset on Area 25
2.4.1 Resources Without Reset 25
2.4.2 Resources Without Set 26
2.4.3 Resources Without Asynchronous Reset 27
2.4.4 Resetting RAM 29
2.4.5 Utilizing Set/Reset Flip-Flop Pins 31
2.5 Summary of Key Points 34
3. Architecting Power 37
3.1 Clock Control 38
3.1.1 Clock Skew 39
3.1.2 Managing Skew 40
vii
... ...
封面及样张:


 楼主| 发表于 2008-9-29 21:15:31 | 显示全部楼层
【文件名】:08929@52RD_Wiley.Advanced.FPGA.Design.Jun.2007.part2.rar
【格 式】:rar
【大 小】:2672K
【简 介】:
【目 录】:


点评回复

使用道具 举报

高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-11-24 03:21 , Processed in 0.051035 second(s), 18 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表