laifu07106022 发表于 2016-8-16 20:05 1.串并联谐振时，输入阻抗或导纳只有实部，虚部为0 2.串联谐振发生时，等效电路内电流最大，阻抗最小；并联 ...
Undo
Redo
Table
Removeformat
Autotypeset Left Center Right
FloatLeft FloatRight Orderedlist Unorderedlist
点击图片添加到帖子内容中
Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )
GMT+8, 2024-9-28 04:00 , Processed in 0.038664 second(s), 16 queries , Gzip On.
Powered by Discuz! X3.5
© 2001-2023 Discuz! Team.
