贡献我的资料

Lanceware

【文件名】:06413@52RD_Verilog非阻塞性赋值(2).rar
【格　式】:rar
【大　小】:52K
【简　介】:One of the most misunderstood constructs in the Verilog language is the nonblocking assignment. Even very experienced Verilog designers do not fully understand how nonblocking assignments are scheduled in an IEEE compliant Verilog simulator and do not understand when and why nonblocking assignments should be used. This paper details how Verilog blocking and
nonblocking assignments are scheduled, gives important coding guidelines to infer correct synthesizable logic and details coding styles to avoid Verilog simulation race conditions.
【目　录】:
1.0 Introduction
2.0 Verilog race conditions
3.0 Blocking assignments
4.0 Nonblocking assignments
5.0 Verilog coding guidelines
6.0 The Verilog "stratified event queue"
7.0 Self-triggering always blocks
8.0 Pipeline modeling
9.0 Blocking assignments & simple examples
10.0 Sequential feedback modeling
11.0 Combinational logic - use blocking assignments
12.0 Mixed sequential & combinational logic - use nonblocking assignments
13.0 Other mixed blocking & nonblocking assignment guidelines
14.0 Multiple assignments to the same variable
15.0 Common nonblocking myths
16.0 Final note: the spelling of "nonblocking"
17.0References