找回密码
 注册
搜索
查看: 582|回复: 0

[资料] ADSL schematic checklist

[复制链接]
发表于 2010-1-19 14:57:38 | 显示全部楼层 |阅读模式
share with you!!!
【文件名】:10119@52RD_ADSL-Schematic Design Checklist_V11.doc
【格 式】:doc
【大 小】:1307K
【简 介】:
【目 录】:




Check if XTAL external load capacitor meets the XTAL CL spec.                         For each XTAL
Put XTAL CL value
Put external CAP value
Check if the crystal tolerance meets the requirement of ASIC                        For each XTAL
Put XTAL tolerance
Put IC CLKIN input requirement, (tolerance)
Check if the oscillator tolerance meets the requirement of ASIC                        For each OSC
Put OSC tolerance
Put IC CLKIN input requirement, (tolerance)
No pull-down capacitor on clock path to ensure no timing delay                        Put such part NO equipped Until PLT is implemented no issue
Driving capability on system clock and interface clock                       
Put optional T-network Filter on CLK pin if needed                        Put T-network filter components not implemented (not equipped/short); which are needed to test.
高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2025-1-15 18:33 , Processed in 0.049063 second(s), 17 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表