找回密码
 注册
搜索
查看: 462|回复: 0

[讨论] Xilinx TI LVDS 参考设计

[复制链接]
发表于 2009-2-18 15:09:13 | 显示全部楼层 |阅读模式
Xilinx TI LVDS 参考设计.pdf
Summary This application note describes how to connect a high-speed Texas Instruments (TI) ADS5273
analog-to-digital converter (ADC) with serialized LVDS output to a Virtex™-II or Virtex-II Pro™
FPGA. Lower speed ADC devices from this family can be connected to Spartan™-3 FPGAs.
Introduction Texas Instruments has an 8-channel, 12-bit ADC family with synchronous LVDS outputs. The
performance rates of these ADCs range from 40 MSPS to 70 MSPS. This family fits nicely with
the LVDS I/Os of the Virtex-II, Virtex-II Pro, and Spartan-3 devices.
To highlight the performance of both the ADC and the FPGA, the reference design described in
this application note uses the ADS5273, which is the highest speed sampling ADC. The
ADS5273 interfaces to an XC2V250-6FG256 device (to fit the Texas Instruments demo board)
and to an XC2VP20-6FF896 device (to fit Xilinx demo boards).
ADS527x ADCs The ADS527x components are 8-channel, 12-bit analog-to-digital converters with serialized
高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2025-2-28 06:29 , Processed in 0.061236 second(s), 16 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表