RTL Model of a Two-Stage MIPS Processor
1 Introduction
For the first lab assignment, you are to write an RTL model of a two-stage pipelined MIPS processor using Verilog. The lab assignment is due at the start of class on Friday, February
18. You are free to discuss the design with others in the class, but you must turn in your own solution
IP卡
狗仔卡
发表于 2006-2-17 21:33:00
提升卡
置顶卡
沉默卡
喧嚣卡
变色卡
显身卡