找回密码
 注册
搜索
查看: 923|回复: 1

[资料] AN INTRODUCTION TO LV-LP analoge cmos design

[复制链接]
发表于 2006-1-15 18:24:00 | 显示全部楼层 |阅读模式
Summary
These course notes provide an introduction to topics in the
design of Low-Voltage Low-Power (LV-LP) Analog CMOS
design. The course is suitable for professional designers of
analog circuits and graduate engineers wishing to acquire
knowledge in this area.
Chapter 1
System related design issues for low-voltage low-power CMOS analog circuit design
1.1 Introduction .................................................................................................................. 4
1.2 Limits to Low Power for Analog Circuit Design ......................................................... 4
1.2.1 Fundamental Limits ........................................................................................ 4
1.2.2 Practical Limits ............................................................................................... 7
1.2.3 Other obstacles to low-power ......................................................................... 8
1.2.4 Implications of supply voltage reduction........................................................ 9
Chapter 2
General notes on the design of low-voltage, low-power operational amplifier cells
2.1 Introduction to low-voltage low-power CMOS circuits.............................................. 11
2.2 Design Issues .............................................................................................................. 11
2.3 Low Voltage Analog Design Condsiderations ........................................................... 12
2.3.1 Introduction................................................................................................... 12
2.3.2 Classification of CMOS low-voltage circuits................................................ 12
2.4 Electrical Properties of MOS transistors .................................................................... 13
2.4.1 Strong Inversion............................................................................................ 13
2.4.2 Weak Inversion ............................................................................................. 15
2.4.3 Moderate Inversion ....................................................................................... 16
2.5 Rail-to-Rail Signals ..................................................................................................... 17
2.5.1 The Inverting Amplifier................................................................................ 17
2.5.2 Non-Inverting Amplifier Configuration ....................................................... 18
2.5.3 Summary of Amplifier Configurations......................................................... 18
2.6 Rail-to-rail stages ........................................................................................................ 19
Chapter 3
Input stage design of low-voltage, low-power operational amplifier design
3.1 Introduction ................................................................................................................ 20
3.2 Single Differential Input Stage................................................................................... 20
3.3 Rail-to-Rail Input stage ............................................................................................... 23
3.4 Constant gm rail-to-rail input stages .......................................................................... 30
3.4.1 Rail-to-rail input stages with current based gm control................................ 30
Chapter 4
Output stage design of low-voltage, low power operational amplifiers
4.1 Introduction ................................................................................................................ 38
4.2 Common-Source Output Voltage ............................................................................... 38
4.3 Class AB output stages............................................................................................... 41
4.4 Feedforward class AB output stages .......................................................................... 45
4.5 Feedback class AB output stage ................................................................................. 51
List of References ........................................................................................................55

【文件名】:06115@52RD_AN INTRODUCTION low power low voltage cmos desin.pdf
【格 式】:pdf
【大 小】:351K
【简 介】:
【目 录】:


本帖子中包含更多资源

您需要 登录 才可以下载或查看,没有账号?注册

×
发表于 2007-1-19 18:48:00 | 显示全部楼层

AN INTRODUCTION TO LV-LP analoge cmos design

我没钱啊!
点评回复

使用道具 举报

高级模式
B Color Image Link Quote Code Smilies

本版积分规则

Archiver|手机版|小黑屋|52RD我爱研发网 ( 沪ICP备2022007804号-2 )

GMT+8, 2024-11-23 15:07 , Processed in 0.159099 second(s), 17 queries , Gzip On.

Powered by Discuz! X3.5

© 2001-2023 Discuz! Team.

快速回复 返回顶部 返回列表